

IRQ Coloring: Mitigating Interruptgenerated Interference on ARM Multicore Platforms

Diogo Costa



HiPEAC23 @ Toulouse









January 18th, 2023

Agenda

Motivation Interrupt-generated Interference in MCSs

02 IRQ Coloring Overview and Specification

01

04

03 Evaluation Setup and Results

> Roadmap WiP and Future Steps

Motivation

01

Consolidation of Mixed-Criticality Systems (MCS)

Challenges for the certification of MCS

- Increasing digitalization trend
- Well-established trend toward multicore

- Consolidation of different applications on the same hardware platform:
 - Virtualization as a key-enabling technology
 - Challenges
 - Contention at shared hardware resources



Motivation: The Problem

- **Cache partitioning limitations**:
 - **Cache Locking** Hardware dependency
 - **Cache Coloring** Virtual memory (MMU) available

Memory bandwidth reservation limitations:

Hardware dependency

App App App App App App App App App Significant runtime-overhead Guest OS Guest OS Guest OS Hypervisor Cache Coloring Last-Level Cache (LLC) Cache Locking System Bus Memory Bandwidth Reservation Main Memory Hardware Platform 5

Motivation: The Problem

- Interrupt-driven workloads:
 - Unpredictable diversions in the overall computational execution flow
 - Stresses the microarchitectural shared components
 - A storm of interrupts can create a DoS attack



Motivation: The Evidence

Empirical Evidences:

- Solo: Only ASIL-D VM running using 1 CPU:
- 1 Interf VM: [Solo] + QM VM running with 1 CPU
- 2 Interf VM: [Solo] + QM VM running with 2 CPU
- **3 Interf VM**: [Solo] + QM VM running with 3 CPU



Execution time (us)



IRQ Coloring

02

Conceptual Design



System Overview



Run-Time Mechanism

Algorithm 1 IRQ Coloring RTM - Implementation





Run-Time Mechanism



System Architecture

Distributor (GICD)

- Distributes IRQs to the appropriate CPU interface;
- Enables efficient handling of multiple interrupts in a multi-core system.

IRQ Coloring (IRQC)

- Selectively deactivate/defer interrupts;
- Reduce interference from non-critical VMs on critical VMs without fully suspending non-critical workloads.

Interface (GICC)

- Connects a CPU to the GICD, allowing the CPU to IRQs from the distributor;
- Enables the communication with the GICD to acknowledge and control interrupts handling.



ESRGv3

Evaluation

03

Evaluation – Proof-of-Concept

- Experimental Setup
 - VM1 Critical VM (ASIL-D)
 - 1 CPU
 - VM2 Interf VM (QM);
 - 3 CPUs
 - Budgets: DM0 (1000), DM1 (4000), DM2 (5000), DM3 (5000)
 - Sampling period: 150ms





Evaluation – Proof-of-Concept

Experimental Setup

- Budgets
 - DM0 (1000)
 - DM1 (4000)
 - DM2 (5000)
 - DM3 (5000)
- Sampling Period:
 - 150ms





Evaluation – Use-Case Setup



Evaluation – Use-Case Results



IRQ Coloring Roadmap

()4

Roadmap



THANK YOU! ANY QUESTIONS?

Diogo Costa diogocostaes21@gmail.com